

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/088,086	03/21/2002	Shouichi Fuji	221109US2PCT	7109
22850 7.	590 10/20/2004		EXAM	INER
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.			THAI, LUAN C	
	ALEXANDRIA, VA 22314		ART UNIT	PAPER NUMBER
	•		2829	

DATE MAILED: 10/20/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/088,086	FUJI ET AL.			
Office Action Summary	Examiner	Art Unit			
	Luan Thai	2829			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFF after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the mearned patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, however, may a large reply within the statutory minimum of thir riod will apply and will expire SIX (6) MON atute, cause the application to become AB	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 22 July 2004.					
2a)⊠ This action is FINAL . 2b)□ T	his action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4) Claim(s) 1-11 and 16-22 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-11 and 16-22 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.					
Application Papers					
9)⊠ The specification is objected to by the Examiner.					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s)					
1) Notice of References Cited (PTO-892)		summary (PTO-413)			
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date 		s)/Mail Date nformal Patent Application (PTO-152) 			

DETAILED ACTION

This Office action is responsive to the amendment filed July 22, 2004.

Claims 1-11 and 16-22 are pending in this application.

Claims 17-22 are newly added claims.

Claims 12-15 have been cancelled.

Drawings

1. The Replacement Drawing Sheets have been considered.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 17-22 (newly added claims) are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter, which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The specification, as originally filed, does not disclose that "a semiconductor comprising first and second semiconductor lands; a board comprising first and second board lands electrically connected to the first and second semiconductor lands", as recited in newly added claim 17.

Claims 18-22 are rejected since each includes the limitations of independent claim 17.

Application/Control Number: 10/088,086 Page 3

Art Unit: 2829

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claims 1-11 and 16-22 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The phrase "An electronic component comprising: a semiconductor comprising first lands electrically connected to second lands" in claims 1 and 16, and the phrase "An electronic component comprising: a semiconductor comprising first and second semiconductor lands" in claim 17, are unclear and confused. Does the limitation "a semiconductor" imply "a semiconductor chip" or "a grid array LSI chip" as described in applicant's specification? Does the semiconductor chip comprise both first and second lands or only first lands (wherein the second lands are formed on the printed wiring board)? Noted that applicant's specification, including drawings, as originally filed does not disclose "a semiconductor comprising first lands electrically connected to second lands".

Claims 2-11 and 18-22 are rejected since each includes the limitations of either independent claim 1 or claim 17.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are


such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

7. Claims 1-2, 4, 6-7, 10-11 and 16-22, insofar as being definite, are rejected under 35 U.S.C. 103(a) as being unpatentable over Howell (5,815,374 of record) in combination with Takigami (6,218,630).

Regarding claims 1-2, 6-7, 10-11 and 16, Howell discloses (see specifically figures 6-13) an electronic component comprising: a semiconductor chip (66) comprising first lands (68) electrically connected to second lands (52) through solder balls (70), wherein second lands (52) comprises a primary land (52) having an circular shape and connected to a wire pattern (62) of a printed wiring board (50) and the wire pattern (62) connected to other land having a through hole (60) (see also figures 6-7), wherein the second land connects to the wire where a tensile stress is configured to be applied between the second land and the wire. Howell, however, does not explicitly disclose an auxiliary land comprising a first portion disposed adjacent the primary land and a second portion connecting to the wire, the first portion having a greater cross sectional area than the second portion.

Takigami while related to a similar grid array electronic component design teaches (see specifically figures 3 and 8 attached) the land-wire structures formed on the printed circuit board (see figure 3) for electrically connecting to a semiconductor chip (see figure 8), the land-wire structures comprising: a primary lands (1/3) and an auxiliary lands (5/7) connecting to wires (4/6) where a predetermined tensile stress is configured to be applied between the lands and the wires. Takigami further discloses the primary lands (1/3) comprising a tear drop shape, and the auxiliary lands (5/7) comprising a first portion

disposed adjacent the primary land and a second portion connecting to the wires, the first portion having a greater cross sectional area than the second portion, and a third portion disposed between the first and second portions, the third portion having a cross sectional area less than the first portion and greater than the second portion.



Takigami gives motivation in Col. 4, lines 63-67, and Col. 5, lines 1-4. It would have been obvious to one of ordinary skill in the art at the time the invention was made to recognize that combining Takigami's auxiliary land structure and Howell's invention would have been beneficial because the auxiliary land formed between the primary land and the wire and between the wire and the other primary land having the via hole helps preventing the cut between the land and the wire by a heat shock or a heat cycle in soldering during an assembly of the semiconductor to the printed circuit board.

Art Unit: 2829

Regarding claim 4, since the auxiliary land is electrically connected to the primary land in the proposed structure of Howell and Takigami, this auxiliary land is also electrically connected to the first land of the integrated circuit of the semiconductor (via solder ball).

Page 6

Regarding claims 17-19 and 21-22, Howell discloses (see specifically figures 6-13) an electronic component comprising: a semiconductor chip (66) comprising first and second semiconductor lands (68a/68d); a printed wiring board (50) comprising first and second board lands (52a/52d) electrically connected to the first and second semiconductor lands (52) via solder balls (70), the first board land including a primary portion (52a) having a circular shape to electrically connect to a wire pattern (62a) of a printed wiring board (50) and the wire pattern (62a) connected to other primary land having a through hole (60) (see figures 6-7 and 11). Howell, does not explicitly disclose an auxiliary land comprising a first portion disposed adjacent the primary land and a second portion connecting to the wire, the first portion having a greater cross sectional area than the second portion.

Takigami while related to a similar grid array electronic component design teaches (see specifically figures 3 and 8 attached) the board land structure formed on the printed circuit board (see figure 3) for electrically connecting to a semiconductor chip (see figure 8), the board land comprising: a primary portion (1/3) having a circular shape and an auxiliary portion (5/7) having an about triangular shape or a tear drop shape electrically connected to wires (4/6). Takigami further discloses the auxiliary portion (5/7) comprising a first portion electrically connected to the primary portion (1/3) and a

second portion configured to contact the wire (62a), the first portion having a greater cross sectional area than the second portion, and a third portion disposed between the first and second portions, the third portion having a cross sectional area less than the first portion and greater than the second portion. Takigami gives motivation in Col. 4, lines 63-67, and Col. 5, lines 1-4. It would have been obvious to one of ordinary skill in the art at the time the invention was made to recognize that combining Takigami's auxiliary portion structure and Howell's invention would have been beneficial because the auxiliary portion formed between the primary portion and the wire helps preventing the cut between the primary portion and the wire by a heat shock or a heat cycle in soldering during an assembly of the semiconductor to the printed circuit board.

Regarding claim 20, the proposed structure of Howell and Takigami discloses all elements of the claimed invention, as is noted in claim 17-19 and 21-22 above. The difference between the claimed invention and the proposed structure of Howell and Takigami is the shape of the auxiliary portion of the board land. Claim 20 recites that the auxiliary portion has a tapered shape whereas the proposed structure of Howell and Takigami disclose the auxiliary portion (5/7) has a tear drop shape (see Takigami's figure 3). Although the proposed structure of Howell and Takigami does not teach the exact shape of the auxiliary portion as that claimed by Applicant, the shape differences are considered obvious design choices and are not patentable unless unobvious or unexpected results are obtained from these changes. Additionally, the Applicant has presented no discussion in the specification which convinces the Examiner that the particular shape of the auxiliary portion is anything more than one of numerous shapes a person of ordinary

Art Unit: 2829

skill in the art would find obvious for the purpose of smoothly connecting between the primary portion and the wire. *In re Dailey*, 149 USPQ 47 (CCPA 1976). It appears that these changes produce no functional differences and therefore would have been obvious.

Page 8

8. Claims 1-11 and 16-22, insofar as being definite, are rejected under 35 U.S.C. 103(a) as being unpatentable over Sherman (5,784,262 of record) in combination with Takigami (6,218,630).

Regarding claims 1-2, 6-11 and 16, Sherman discloses (see specifically figures 1-7) an electronic component comprising a semiconductor chip (12) having first lands (14) electrically connected to second lands (18), wherein second lands (18) comprises a primary land (18A) having a circular shape and connected to a wire pattern (27) of a printed wiring board (20) and the wire pattern (27) connected to other primary land (26A) having a through hole (22A) (see figures 1 and 2A-2B), wherein the second land connects to the wire where a tensile stress is configured to be applied between the second land and the wire. Sherman further discloses the primary land (26A) electrically connected with the first lands at a corner of the semiconductor chip (12) (see Fig. 3) and disposed so as to extend in a direction in which a warpage of the board (20) is generated in a reflow soldering step (e.g., downwardly by its own weight) (see Figs. 5 and 7). Sherman, however, does not explicitly disclose the second land comprising an auxiliary land having a first portion disposed adjacent the primary land and a second portion connecting to the wire, wherein the first portion has a greater cross sectional area than the second portion.

Art Unit: 2829

Takigami while related to a similar grid array electronic component design teaches (see specifically figures 3 and 8 attached) the land-wire structures formed on the printed circuit board (see figure 3) for electrically connecting to a semiconductor chip (see figure 8), the land-wire structures comprising: a primary lands (1/3) and an auxiliary lands (5/7) connecting to wires (4/6) where a predetermined tensile stress is configured to be applied between the lands and the wires. Takigami further discloses the primary lands (1/3) comprising a tear drop shape, and the auxiliary lands (5/7) having an arcuate shape and comprising a first portion disposed adjacent the primary land and a second portion connecting to the wires, the first portion having a greater cross sectional area than the second portion, and a third portion disposed between the first and second portions, the third portion having a cross sectional area less than the first portion and greater than the second portion. Takigami gives motivation in Col. 4, lines 63-67, and Col. 5, lines 1-4. It would have been obvious to one of ordinary skill in the art at the time the invention was made to recognize that combining Takigami's auxiliary land structure and Sherman's invention would have been beneficial because the auxiliary land formed between the primary land and the wire and between the wire and the other primary land having the via hole helps preventing the cut between the land and the wire by a heat shock or a heat cycle in soldering during an assembly of the semiconductor to the printed circuit board.

Page 9

Regarding claims 3-4, the primary land (18), which is electrically connected to the first land (14) at the corner of the semiconductor chip (12), as shown in Sherman's figures 1 and 3, is assumed to be modified to have a structure of the auxiliary land (5) electrically connected to primary land (1), as shown in Takigami's figure 3, as described

in the proposed structure of Sherman and Takigami above; thus, the auxiliary land is also electrically connected to the first land of the semiconductor chip.

Regarding claim 5, the Examiner assumes that the structure of (primary land)(auxiliary land)-(wiring pattern) in the proposed component of Sherman and Takigami
comprises the auxiliary land (5) electrically connected to primary land (1) and the wire
(4) as shown in Takigami's figure 3, and the primary land (18) configured to be disposed
so as to extend in a direction in which a warpage of the board (20) is generated as shown
in Sherman's figures 1-3; thus, the auxiliary land, in the proposed structure of Sherman
and Takigami, is also assumed to be configured to be disposed so as to extend in a
direction in which a warpage of the board is generated.

Regarding claims 17-19 and 21-22, Sherman discloses (see specifically figures 1-7) an electronic component comprising: a semiconductor chip (12) comprising first and second semiconductor lands (14A/14B); a printed wiring board (20) comprising first and second board lands (18A/18B) electrically connected to the first and second semiconductor lands (14A/14B) via solder (16A/16B), the first board land including a primary portion (18A) having a circular shape and electrically connected to a wire pattern (27A), wherein the wire pattern (27A) is connected to another primary land (26A), which has a through hole (22A) (see figures 1 and 2A-2B). Sherman, does not explicitly disclose an auxiliary land comprising a first portion disposed adjacent the primary land and a second portion connecting to the wire, the first portion having a greater cross sectional area than the second portion.

Takigami while related to a similar grid array electronic component design teaches (see specifically figures 3 and 8 attached) the board land structure formed on the printed circuit board (see figure 3) for electrically connecting to a semiconductor chip (see figure 8), the board land comprising: a primary portion (1/3) having a circular shape and an auxiliary portion (5/7) having an about triangular shape or a tear drop shape electrically connected to wires (4/6). Takigami further discloses the auxiliary portion (5/7) comprising a first portion electrically connected to the primary portion (1/3) and a second portion configured to contact the wire (62a), the first portion having a greater cross sectional area than the second portion, and a third portion disposed between the first and second portions, the third portion having a cross sectional area less than the first portion and greater than the second portion. Takigami gives motivation in Col. 4, lines 63-67, and Col. 5, lines 1-4. It would have been obvious to one of ordinary skill in the art at the time the invention was made to recognize that combining Takigami's auxiliary portion structure and Sherman's invention would have been beneficial because the auxiliary portion formed between the primary portion and the wire helps preventing the cut between the primary portion and the wire by a heat shock or a heat cycle in soldering during an assembly of the semiconductor to the printed circuit board.

Regarding claim 20, the proposed structure of Sherman and Takigami discloses all elements of the claimed invention, as is noted in claim 17-19 and 21-22 above. The difference between the claimed invention and the proposed structure of Howell and Takigami is the shape of the auxiliary portion of the board land. Claim 20 recites that the auxiliary portion has a *tapered shape* whereas the proposed structure of Sherman and

Takigami disclose the auxiliary portion (5/7) has a tear drop shape (see Takigami's figure 3). Although the proposed structure of Sherman and Takigami does not teach the exact shape of the auxiliary portion as that claimed by Applicant, the shape differences are considered obvious design choices and are not patentable unless unobvious or unexpected results are obtained from these changes. Additionally, the Applicant has presented no discussion in the specification which convinces the Examiner that the particular shape of the auxiliary portion is anything more than one of numerous shapes a person of ordinary skill in the art would find obvious for the purpose of smoothly connecting between the primary portion and the wire. In re Dailey, 149 USPQ 47 (CCPA 1976). It appears that these changes produce no functional differences and therefore would have been obvious.

Conclusion

- 6. Applicant's arguments with respect to claims 1-11 and 16-22 have been fully considered, but they are deemed to be moot in view of the new grounds of rejection.
- 7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action because the changes in claims 1-11, 16 and newly added claims 17-22 raise new issues that would require further consideration and/or search. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

Art Unit: 2829

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this

Page 13

final action.

5. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Luan Thai whose telephone number is 571-272-1935. The

examiner can normally be reached on 6:45 AM - 4:15 PM, Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Tokar can be reached on 571-272-1812. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Luan Thai

Primary Examiner Art Unit 2829

October 12, 2004